



6-bit Direct output data format





SDR - 160 Mb/s

41 x 16 = 656
~10 bit data avg

Xilinx Logic Analyzer on FPGA Development board - VMM Direct outputs



Sampled with 300 MHz clock